Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

plz solve q1 and q2 practical graphs for q1 3.2 and 3.3 circuits for q2 Table 4:

ID: 2292085 • Letter: P

Question


plz solve q1 and q2

practical graphs for q1











3.2 and 3.3 circuits for q2

Table 4: NOR Gate Truth Table 4. Questions 1. Explain in details the behavior of each of the curves in section 2 (practical). Why are the curves shaped in the manner that they appear? Why do the curves rise and/or fall in some regions and why are they approximately constant in some regions? 2. Explain how the BJTs are acting as swi tches in experiments 3.2 and 3.3 to implement the NAND and NOR gates respectively 3. Use MultiSim to implement an OR gate using BJTs (You should use 3 BJTs). 4. Use MultiSim to implement an AND gate using BJTs (You should use 3 BJTs) FUJITSU

Explanation / Answer

Answer :- 2) BJT is a current contolled device. To make a BJT ON, there must be sufficient current flow through base. Using this principle, BJT has been used as an ON or OFF switch.
In case of NAND gate implementation, transistor Q3 will ON only when transistor Q1 will ON because this provides the current to flow from base of Q3 to ground. Output will be zero only when both transistors are ON otherwise output will be high.

In case of NOR gate implementation, any of the two transistor can be made ON by closing the switch. This will make output Vout, equal to zero. If both transistors are OFF then Vout is equal to 5 V.

Answer :- 1) Assuming the curve is related with a NOT gate.
A NOT gate gives output low when input is high and vice-versa. The graph is showing the same. The graph shows the behaviour of a practical NOT gate i.e. the change in output is not sudden, changing of output is taking some time. As input voltage is increasing the output voltage is decreasing. When input is very high, the transistors goes into saturation mode and output remains same or equal to zero continuously.
The current is opposite, i.e. when transistor is in saturation, maximum current flows through transistor and vice-versa.

NOTE :- I request the student to notify me through comment if graphs in question one is not related with a NOT gate.