Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

7. Experimental work Write a Verilog HDL code which realizes an alphsnmeric decn

ID: 2304774 • Letter: 7

Question

7. Experimental work Write a Verilog HDL code which realizes an alphsnmeric decnder that (a) If the mode selector equals 0, the decoder should function as a hesadecimal display decoder, .e, the alphanumeric claracters Q, 1,2,3, 4,5,6,7.8,9,A,b, C,4E, F Inote case) shoi be displayed in response to 4-bit input codes 0000 1111, respectively. (h) If the mode selector equals 1, the decoder shouild function as an alphabetic display decoder for all the (son-BCD) alphabetic characters thual can be meaningfally displayod, i.e. A, b, c d. E, F. &.H. J, L, n, o, P, t, U, y (sote casse) should be displayed in response to 4-bit input codes 0000- 1111, respectively. L. Compile your Verilog HDL source file using Quartus, targeting it for a Altera Cyclone-IVE or 2. Test ??d verify the operation of your circuit in a waveform file. Save the wavefirm output, and 3. Implement you design on the FPGA board. Test and verity the operation of your circuit, and Cyclone V EPICEI5F29C7N or 5CSxFC6DF31C6 evice, submit it to Moodle demonstrate it to your lab instructor Step 2- Create "Dorm Alarm" Verilog HDL Program Creste a second Verilog HDL. program that realizes a "Dorm Room" alarm system that has (sensar) input s and an "Arm" switch. The 7-segment LED will be used to indicme the alarm status If the alarm is not armed, the 7-segment LED should display an uppercase "U"( "unarmed" - If the alarm is armed, but mone of the sensors has been tripped, the 7-segment LED should display an upper-case "A" (for "Armed). If one or more of the sensors has been trippod, the 7 segment LED should indicate the - mumber (1 - 7) of the kighest eumbered sensor that has been tripped . Compile your Verilog HDL source file using Quartus, targeting it for a Altera Cyckee-IVE or 2. Test and verify the operation of your circuit in a waveform file. Save the waveform output, and 3. Implement you design on the FPGA board. Test and verify the operation of your circuit, and Cyclone V EP4CE115F29C7N or 5CSXFC6D6F3IC6 device submit it to Moodle. demonstrate it to your lab instructor.

Explanation / Answer

E = n2h2 / 8mL2

The energy gap between the first excited state (n = 2) and the ground state
(n = 1) is

E = E2 - E1

E = E2 = 22h2 / 8mL2 - E1 = 12h2 / 8mL2

E = 3h2 / 8mL2

= 3 x ( 6.626 x 10-34 ) / 8 x 9.1093 x 10-31 x 2.652

= 3.88 x 10 -4

Hire Me For All Your Tutoring Needs
Integrity-first tutoring: clear explanations, guidance, and feedback.
Drop an Email at
drjack9650@gmail.com
Chat Now And Get Quote