QUESTION 5 Cache performance Suppose a computer system has a 5-stage MIPS proces

Question

QUESTION 5 Cache performance Suppose a computer system has a 5-stage MIPS processor, and separate data and instruction caches. The hit time of both caches is one cycle. The miss penalty of both caches is 80 cycles. When the processor 35% of the instruction executed n an application are memory accesses runs an application, the miss rate of the data cache s 10% and the miss rate of he instruction cache is 59 Keep one digit and only one digit after the decimal point. For example, enter 5.0 for both 5 and 5.06 The average memory access time of the data cache is The average memory access time of the instruction cache is The overhead of CPI from data memory accesses is The overhead on CPI from instruction memory accesses is If the CPl for the application is 1.6 without memory stalls, the overall CPI with memory stalls is

Explanation / Answer

Let me know if you have any doubt.

Given,

1. Separate Data and Instruction Cache

2. For both caches,hit time = 1 cycle

3.For both caches,miss penality = 80 cycles

4.Miss rate of data cache = 10% = 0.10

5.Miss rate of instruction cache = 5% = 0.05

6.35% of instructions are memory accesses.

Soln:

1. Average memory access time of data cache = hit time + (miss rate * miss penality)

=> 1 + (0.1 * 80)

=> 1 + 8.0

=> 9.0

The average memory access time of data cache 9.0

2. The average memory access time of the instruction cache = hit time + (miss rate * miss penality)

=> 1 + (0.05 * 80)

=> 1 + 4.00

=> 5.0

The average memory access time of the instruction cache = 5.0

Related Questions

Navigate

• Browse (All)
• Browse Q
• Subjects

---

---

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.