1. If there is a BEQ instruction at the end of program, what kind of hazards wil

Question

1. If there is a BEQ instruction at the end of program, what kind of hazards will be in the pipelined processor?

a. Structural

b. Structural and Data

c. Control

d. Data

2. Assume the individual stages of the datapath have the following latencies: IF: 350 ps ID: 450 ps EX: 150 ps MEM: 300 ps WB: 200 ps Assume the instructions executed by the processor are broken down as follows: ALU: 45% Beq: 20% LW: 20% SW: 15% What is the clock cycle time in a pipelined and non-pipelined processor?

a. Pipelinied: 150ps, Non-pipelined: 1250ps

b. Pipelinied: 150ps, Non-pipelined: 150ps

c. Pipelinied: 300ps, Non-pipelined: 300ps

d. Pipelinied: 450ps, Non-pipelined: 1450ps

Explanation / Answer

1. Ans: c. control

BEQ instruction presents a control hazard int the pipeline processor.

2,Ans: a. Pipelinied: 150ps, Non-pipelined: 1250ps

Related Questions

Navigate

• Browse (All)
• Browse 1
• Subjects

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.