Suppose that we designed an Instruction Set Architecture (ISA) for our imaginary

Question

Suppose that we designed an Instruction Set Architecture (ISA) for our imaginary computer, called UHCL_IMAGINE. The proposed ISA uses 32-bit instructions and the same instruction formats (and fields) as MIPS do (R-format, I-format, J-format). Answer the following questions for our new ISA assuming the following 32-bit binary value. 1111 0000 1111 00001111 0000 1111 0000 If the binary value above represents the machine code of a J-format instruction, what is the opcode of the instruction (in binary)? If the binary value above represents the machine code of an I-format instruction, what is immediate field (in binary)? If the binary value above represents the machine code of an R-format instruction, what is in rd field (in binary)?

Explanation / Answer

32-bit binary value :

1111 0000 1111 0000 1111 0000 1111 0000

The bit positions from left to right are 31 -> 0 ( Most Significant To Least Significant )

a . In J format , machine code of instruction , opcode represents the instruction mnemonic in binary format and is 6 bits long from bit 31 -> 26 .

In the above binary value it is : 111100

b. In I format , machine code of instruction , immediate field represents a immediate value in binary format to be used and is 16 bits long from bit 15 -> 0 .

In the above binary value it is : 1111 0000 1111 0000

c. In R format , machine code of instruction , rd field represents the destination register and is5 bits long from bit 15 -> 11 .

In the above binary value it is : 11110

Related Questions

Navigate

• Browse (All)
• Browse S
• Subjects

---

---

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.