Consider the following MIPS code: Loop: addi $t0, St0, 1 beq $t0, $s1, Exit add
ID: 440269 • Letter: C
Question
Explanation / Answer
line code 1 : 1 instrucational + 2 registers + procesing (0.5ns) ::= 4 ns LC2 :: 1 ISR + 2 registers + processing = 4ns LC3 :: 1 ISR + 3 registers + processing = 5ns LC4 :: 1 ISR + 3 registers + processing = 5ns LC5 :: 5ns LC6 :: 1 ISR + 2 registers + 1 data memory + processing = 5.5ns; LC7 :: 5 LC8 :: 2 ISR = 3 LC9 (exit) :: 1 IRS = 1.5ns; in single cycle implementation :: LC1 + LC2 + LC8 = 4 + 4 + 1.5 = 9.5ns in 100 cycle implementation :: 100(LC1 + LC2) + 99(LC3 + 4+ 5+ 6+7+8) + LC8 = 100*8 + 99*(28.5) + 1.5 = 3623 ns
Related Questions
Hire Me For All Your Tutoring Needs
Integrity-first tutoring: clear explanations, guidance, and feedback.
Drop an Email at
drjack9650@gmail.com
drjack9650@gmail.com
Navigate
Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.