Digital Logic Help. Need help completing the timing diagram. 4 – Construct a mas

Question

Digital Logic Help. Need help completing the timing diagram.

4 – Construct a master-slave JK flip-flop with two 74LS00 and one 74LS10. Connect the J and K inputs to switches and the CLK input to a pulser. Now connect the outputs of the master latch to two logic monitors and the outputs of the slave latch to another two logic monitors, so you may observe the latch’s operation.

-Verify the flip-flop’s operation and obtain a truth table for it.

- Use the master-slave flip-flop you designed to complete the timing diagram shown below, by filling in the values for Q of the master, Q’ of the master, Q of the slave, and Q’ of the slave, caused by the changes in the inputs J, K and C as specified in it. Note that to properly observe the transitions you will have to hold the pulser down, then observe Qmaster, Q’master, Qslave, and Q’slave, then release the pulser and observe the Qmaster, Q’master, Qslave, and Q’slave again. Repeat this procedure for every transition in the C signal in the timing diagram shown below.

Explanation / Answer

Here i am explinaning about the working of JK flipflop:

When Clk=1, the master J-K flip flop gets disabled. The Clk input of the master input will be the opposite of the slave input. So the master flip flop output will be recognized by the slave flip flop only when the Clk value becomes 0. Thus, when the clock pulse males a transition from 1 to 0, the locked outputs of the master flip flop are fed through to the inputs of the slave flip-flop making this flip flop edge or pulse-triggered.

the timing diagrams of JK is

here the image is not getting pasted so by using the above working u can do the process please try it once

Related Questions

Navigate

• Browse (All)
• Browse D
• Subjects

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.