•Digital design(electrical engineering problem)• bidpath vhd bi struct vhd 1 EEN
ID: 2249797 • Letter: #
Question
•Digital design(electrical engineering problem)• bidpath vhd bi struct vhd 1 EENTITY bjdpath IS 2 port 3 A clk, reset-b.load, clear-b: inatd.logic; signal signal sel: in std logic vector (i downto o) signal card: in atd logic vector (3 downto o): 6 ignal acecard, scorelegt,score21gt: out std logic 7signal score: out std logic vector (4 downto 0) 9 end bjdpath: a B | 11 = ARCHITECTURE behavior or bjdpathis 12 signal adder out, score in: std logic vector (4 downto o) 13 =BEGIN 14 mux out: score out : std logic vector (4 downto 0) 15 : .--temporary signal for carries 16 end behavior: 17 ab 218 ENTITY scoe state IS 19 Eport 00.00 02 00-00-02 (ce THEN; -00000"); 111 f =elsif score 'out "1") '0') 21 22 (reset-b then - clk- (clk score out and score in event 24 END IF: 25 end process score state 27combinational logic tor scoze zegiscer 28 score in o0000" when (clear b) else pap --read settings ilesmon--vrite settings filesmott bidpath c bidpath y tax error at-bjdpath. hd1:01. near text process": expecting an identitiert-Proce". 1, a reserved. ken ordLot. tring literal, or units, including 0 entities, in source file bjdpath, vhd units, including 1 entities, in source file b)contzol.vhd units, ancluding 1 entities, in source file bi.stzuct. vhd lysis ‘ synthesi, wa unsuccessful, 1 error, ova rnings Compilation was unsuccessful. 3 errors, 0 warnings o A IntoExplanation / Answer
For removing this error you need to remove line 18 and 19.
Also the end behaviour; statement (line 16) should be at last
Related Questions
Navigate
Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.