Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

SELECT TRUE OR FALSE!! PLEASE ANSWER ALL QUESTIONS CORRECTLY!!! IM POSTING THESE

ID: 2266257 • Letter: S

Question

SELECT TRUE OR FALSE!! PLEASE ANSWER ALL QUESTIONS CORRECTLY!!! IM POSTING THESE QUESTIONS TOGETHER SINCE ITS JUST TRUE OR FALSE

A. Language based hardware design tools have a number of advantages: Check True or False for each listed possible advantage T T T T T F 1) Very complex desighs can easily be done with gate level schematics 2) F Language based tools allow for the design to be done at a behavioral level of abstraction 3) Language based tools make designs much easier to re-use 4) F F Vivado is a good example of a language based tool Language based tools can allow designs to be simulated even before synthesis F 5) B. Integrated Development Environments like Viyado contain the following features T T T T T F F F F F 6) The ability to use modules written in different languages in the same project 7) The ability to simulate you system at different levels of abstraction and pre and post synthesis 8) Automatic Debuggers to fix behavioral errors in the code 9) Powerful text editors that check syntax and show key words automatically 10) A synthesizer that can create a "bit" file to program the FPGA C. The following are statements about hardware design. Mark ones that are in general true T T T T T F F F F F 11) The re-usability of language based designs has been key in developing very complex IC's 12) The HDL's can be used to design both integrated circuits and implementations for FPGA's 13) One of the keys to good design is to combine as much detail as possible in the Top module 14) There are several HDL's including Verilog, VHDL, and System VHDL 15) Verilog is the most used HDL for fabrication in the US and Europe D. General differences in writing good HDL code and C++ code are the topic of the next group T T T T T F F F F F 16) Verilog is more permissive than VHDL especially in always blocks compared to process blocks 17) You can write legal HDL code that cannot be synthesized 18) The magic in language based hardware design is in the text editor 19) The progress in synthesizers has driven most of the advances in language based designs 20) One great feature is the availability of lots of existing IP that can be imported to a new design The following Questions are about Verilog HDL E. The following refer to Verilog use in hardware design and what is not sypthesizable T F 21) Inertial delays cannot be synthesized T F 22) Propagation delays can be synthesized T F 23) "wait for 100ns" in an always loop can be synthesized

Explanation / Answer

1) F

2) T

3) T

4) T

5) T

6) T

7) T

8) F

9) F

10) T

11) T

12) T

13) T

14) T

15) F

16) F

17) F

18) T

19) T

20) T

21) T

22) F

23) F

24) F

25) T