Question involving Verilog: module Top (A,B,Cin,Sum,Cout); input [1:0] A; input

Question

Question involving Verilog:

module Top (A,B,Cin,Sum,Cout);

   input [1:0] A;
   input [1:0] B;
   input Cin;
   output [1:0] Sum;
   output Cout;
  
   wire c1;
  
   /*
   INSTANTIATE AND CONNECT
   TWO Add_full_0_delay
   MODULES INSIDE THE Top MODULE:
  
  
   Connect as follows -
   Name the first instance FA0
   and the second instance FA1
  
   Connect A[0],B[0], and Cin into FA0
   Connect A[1],B[1], and c1 into FA1
   Connect Sum from FA0 to Sum[0]
   Connect Sum from FA1 to Sum[1]
   Connect Cout from FA0 to c1
   Connect Cout from FA1 to Cout
  
   */
  
  
endmodule

/*
PUT CODE FROM SLIDE DECK 2
PAGE 53 BELOW HERE TO DEFINE
Add_full_0_delay AND
Add_half_0_delay
NOTE - do not put code inside comment block...
*/

This is the slide:

Modular Design Model complex structural detail by instantiating modules within modules Add_full_0_delay sum Add_half_0_delay c out aeb)@c_in (a@b) c_in sum W1 sum c out Add_half o delay (aeb) c out a + b) c in +ab W2 ab module Add_full 0 delay(sum, c out, a, b, c_n) sum, c_out a, b, c_in w1, w2, w3 input wire Add half0_delay M1 (w1, w2, a, b): Add half 0_delay M2 (sum, w3, c in, w1) or M3 (c out, w2, W3); module Add half 0_delay (sum, c out, a, b) sum, c_out a, b; M1 (sum, a, b); M2 (c out, a, b); and

Explanation / Answer

Yes, this gives correct output.

Related Questions

Navigate

• Browse (All)
• Browse Q
• Subjects

---

---

Integrity-first tutoring: explanations and feedback only — we do not complete graded work. Learn more.