Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

Your memory hierarchy is arranged as described in Table 1. The access main memor

ID: 665214 • Letter: Y

Question

Your memory hierarchy is arranged as described in Table 1. The access main memory is 50ns and the benchmark is comprised of 40% memory accesses. The clock period of the machine is 0.5ns.

Table 1. Cache Parameters

Line Size

2-way SA

16-way SA

Write Policy

Allocation Policy

Write allocate

No-write allocate

Access Time

Hit Rate

a) Describe what happens on a write miss in the L1 (i.e. you execute a SW instruction and the destination address is not present in the L1 cache).

b) What is the AMAT of a machine with only an L1 cache

c) What is the AMAT of a machine with both L1 and L2 caches?

d) What is the total CPI of the machine with both caches? Assume a base CPI of 1.

Table 1. Cache Parameters

L1 L2 SIZE 32KB 2MB

Line Size

32B 32B ASSOCIATIVITY

2-way SA

16-way SA

Write Policy

Write-back Write-through

Allocation Policy

Write allocate

No-write allocate

Access Time

0.5ns 2ns

Hit Rate

42% 80%

Explanation / Answer

AMAT = (L1 cache hit time + L1 miss rate*(L2 hit time + L2 miss rate*(memory access time)))